 |
www.elektronik.si Forum o elektrotehniki in računalništvu
|
Poglej prejšnjo temo :: Poglej naslednjo temo |
Avtor |
Sporočilo |
polhar Član


Pridružen-a: Sob 04 Mar 2006 9:11 Prispevkov: 360 Aktiv.: 1.53 Kraj: Dol pri Ljubljani
|
Objavljeno: Sre Nov 09, 2011 4:26 pm Naslov sporočila: Lenze EPM-S602 counter |
|
|
Imam težavo pri branju vrednosti števca. Izgleda kot da ga ne nastavim pravilno in je števec v nekem stop načinu.
uporabljam Lenze EPM-S602 counter (nanjga je prikljopljen enkoder), programiram pa v codesys-2
Bi mogoče kdo vedel katere bite moram postavit da bo delovalo.
Do sedaj mi ga je ratalo nastavit tako da je bil status word=100100100 (STS_SW-GATE, STS_GATE, STS_C_UP) vendar ko sem vrtel enkoder ni delovalo.
lučke za indikacijo na modulu delujejo in mi prikazujejo smer vrtenja enkoderja (torej sklepam da je priklopljeno pravilno)
Koda: |
EPM-S602 Status word
Bit Designation Function
0 STS_SYNC - Reset was active
1 STS_CTRL_COMP - Is set if the comparison bit is enabled
2 STS_SW-GATE - Software gate status (set if SW gate active)
3 STS_RST - Status of reset input
4 - Reserved
5 STS_GATE - Status of internal gate (set if internal gate active)
6 STS_COMP - Status of comparison bit
7 STS_C_DN - Status set for counter direction backwards
8 STS_C_UP - Status set for counter direction forwards
9 STS_CMP - Comparator status is set if the comparison condition is met.
If the comparison is deactivated (counter mode byte 1 = 000b), the bit has no function.
10 STS_END - Status set if final value was reached
11 STS_OFLW - Status set in the case of overflow
12 STS_UFLW - Status set in the case of underflow
13 STS_ZP - Status set in the case of zero crossing
14 - Reserved
15 - Reserved
EPM-S602 Control word
Bit Designation Function
0 CTRL_SYNC_SET - Activates the reset mode
1 CTRL_COMP_SET - Enables the comparison bit
2 SW_GATE_SET - Sets the software gate
3 - Reserved
4 - Reserved
5 COUNTERVAL_SET - Sets the counter temporarily to the value in the set value
6 RES_SET Resets the following bits with a 0-1 edge:
STS_CMP, STS_END, STS_OFLW, STS_UFLW and STS_ZP
7 - Reserved
8 CTRL_SYNC_RESET - Deactivates the reset mode
9 CTRL_COMP_RESET - Inhibits the comparison bit
10 SW_GATE_RESET - Resets the software gate
11... 15 - Reserved |
|
|
Nazaj na vrh |
|
 |
|
|
Ne, ne moreš dodajati novih tem v tem forumu Ne, ne moreš odgovarjati na teme v tem forumu Ne, ne moreš urejati svojih prispevkov v tem forumu Ne, ne moreš brisati svojih prispevkov v tem forumu Ne ne moreš glasovati v anketi v tem forumu Ne, ne moreš pripeti datotek v tem forumu Ne, ne moreš povleči datotek v tem forumu
|
Uptime: 492 dni
Powered by phpBB © 2001, 2005 phpBB Group
|